

REL.6043-066W-13

Linear Voltage Regulators & Vref Quality and Reliability

# **Reliability Report**

Voltage References

New Products

TL1431AC & TL1431C

### Technology HBIP40V Package: SO8 & SOT23-3L

General Inf	ormation	Locations		
Product Line	M43101	Wafer fab	AMK6	
Product Description	Programmable voltage reference			
P/N	TL1431ACDT TL1431ACL3T	Assembly plant	CARSEM (SOT23-3L)	
Product Group	IPG			
IPC Product division Linear Voltage Regulators		Reliability Lab	CATANIA	
	& Vref SO8	Reliability assessment	Pass	
Packages	SOT23			
Silicon Process technology	HBIP40V			

### **DOCUMENT INFORMATION**

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	Jun-2013	8	Giuseppe Failla	Giovanni Presti	Final report

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods. This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



**IPG Group** 

#### **Industrial Power Conversion**

REL.6043-066W-13

Linear Voltage Regulators & Vref Quality and Reliability

### **TABLE OF CONTENTS**

1	APPLIC	ABLE AND REFERENCE DOCUMENTS	3
2	GLOSS/	ARY	3
3	RELIAB	ILITY EVALUATION OVERVIEW	3
	3.1 Of	BJECTIVES	3
	3.2 Co	ONCLUSION	3
4	DEVICE	CHARACTERISTICS	4
	4.1 De	EVICE DESCRIPTION	4
	4.2 Co	ONSTRUCTION NOTE	4
5	TESTS F	RESULTS SUMMARY	5
	5.1 TE	EST VEHICLE	5
	5.2 TE	EST PLAN AND RESULTS SUMMARY	5
6	ANNEXE	ES	6
	6.1 De	EVICE DETAILS	6
	6.2 TE	ESTS DESCRIPTION	8



REL.6043-066W-13

Linear Voltage Regulators & Vref Quality and Reliability

# **<u>1</u>** APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description		
JESD47	Stress-Test-Driven Qualification of Integrated Circuits		
AECQ100	Failure mechanism based stress test qualification for integrated circuits		

### 2 GLOSSARY

DUT	Device Under Test
SS	Sample Size

# 3 RELIABILITY EVALUATION OVERVIEW

### 3.1 Objectives

New products qualification: TL1431ACDT & TL1431ACL3T diffused in technology HBIP40 in SO8 and SOT23 packages.

# 3.2 Conclusion

The present reliability evaluation is considered positive with reference to the product versions "C" and "AC", having at datasheet operating temperature from -20°C to 70°C.



**Industrial Power Conversion** 

REL.6043-066W-13

Linear Voltage Regulators & Vref Quality and Reliability

# 4 DEVICE CHARACTERISTICS

### 4.1 Device description

The TL1431 is a programmable shunt voltage reference with guaranteed temperature stability over the entire operating temperature range. The output voltage may be set to any value between 2.5 V and 36 V with two external resistors.

The TL1431 operates with a wide current range from 1 to 100 mA with a typical dynamic impedance of 0.2 Ω.

# 4.2 Construction note

P/N	TL1431ACDT	TL1431ACL3T				
	SO8	SOT23-3L				
Wafer/Die fab. information						
Wafer fab manufacturing location	SINGAPORE Ang Mo Kio					
Technology	HBIF	240V				
Die finishing back side	Lapped	Silicon				
Die size	830, 780	0 micron				
Passivation type	PVAPOX/	ÍNITRIDE				
Wafer Testing (EWS) information						
Electrical testing manufacturing						
location	Ang Mo	Kio EWS				
Tester	ASL1000					
Test program	M431_AFTER_ESI.nx4					
Assembly information						
Assembly site	SHENZHEN B/E	CARSEM M				
Package description	SO 08 .15 JEDEC	SOT 23 3 LDS				
Molding compound	Ероху	ероху				
Frame material	NiThPdAgAu	HDLF NiPdAu				
Die attach material	Epoxy Epoxy					
Wires bonding materials/diameters	1 mils CU Wire					
Final testing information						
Testing location	SHENZHEN B/E CARSEM S					
Tester	ASL1000					
Test program	M431_STS_01.nx4 M431_1					

Linear Voltage Regulators & Vref Quality and Reliability

# 5 TESTS RESULTS SUMMARY

### 5.1 Test vehicle

Lot #	Process/ Package	Product Line	Comments
1	SO8	M43101	
2	SOT23-3L (grade 3)	M43101	

# 5.2 Test plan and results summary

#### P/N TL1431ACDT\_ TL1431ACL3T

Tact		Std rof	Conditions		Stone	Failure/SS		Note
Test	FC	Stu lei.	Conditions		Sieps	SO8	SOT23-3L	
Die Or	Die Oriented Tests							
					168 H	0/77	0/77	
HTOL	Ν	JESD22 A-108	Ta = 85°C, BIAS +5V		500 H	0/77	0/77	
		A-100			1000 H	0/77	0/77	
					168 H	0/45	0/45	
HTSL	Ν	JESD22	Ta = 150°C		500 H	0/45	0/45	
		A-105			1000 H	0/45	0/45	
Packa	ge (	Driented Te	sts					
PC		JESD22 A-113	Drying 24 H @ 125°C Store 168 H @ Ta=85°C Rh=85% Oven Reflow @ Tpeak=260°C 3 times		Final	Pass	Pass	
AC	Y	JESD22 A-102	Pa=2Atm / Ta=121°C		96 H	0/77	0/77	
					100 cy	0/77	0/77	
тс	Υ	JESD22	Ta = -40°C to 125°C		200 cy	0/77	0/77	
		A-104		500 cy	0/77	0/77		
			T- 0500		168 H	0/77	0/77	
THB	Υ	JESD22	$Ia = 85^{\circ}C,$		500 H	0/77	0/77	
		A-101	A-101 RH=85%, BIA5 +2.8V		1000 H	0/77	0/77	
Other Tests								
		AEC	HBM	3	2KV	Pass		
ESD	Ν	Q101-001,	CDM	3	1.5KV	Pass		
		005	MM	3	200V	Pass		

Product grade 3



Industrial Power Conversion

Linear Voltage Regulators & Vref Quality and Reliability REL.6043-066W-13

# 6 ANNEXES

# 6.1 Device details

### 6.1.1 Pin connection



### 6.1.2 Block diagram





REL.6043-066W-13

Linear Voltage Regulators & Vref Quality and Reliability

### 6.1.3 Package outline/Mechanical data



#### SO8 / SOT23-3L package information



#### Industrial Power Conversion

#### Linear Voltage Regulators & Vref Quality and Reliability

# 6.2 Tests Description

Test name	Description	Purpose		
Die Oriented	-	-		
<b>HTOL</b> High Temperature Operative Life	The device is stressed in static or dynamic configuration, approaching the operative max. absolute ratings in terms of junction temperature and bias condition.	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. The typical failure modes are related to, silicon degradation, wire-bonds degradation, oxide faults.		
HTSL High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress- voiding.		
Package Oriented				
<b>PC</b> Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.		
AC	The device is stored in saturated steam, at	To investigate corrosion phenomena affecting		
Auto Clave (Pressure Pot)	fixed and controlled conditions of pressure and temperature.	die or package materials, related to chemical contamination and package hermeticity.		
<b>TC</b> Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.		
<b>THB</b> Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.		
Other Test				
<b>ESD</b> Electro Static Discharge	The device is submitted to a high voltage peak on all his pins simulating ESD stress according to different simulation models. <b>CDM</b> : Charged Device Model <b>HBM</b> : Human Body Model <b>MM</b> : Machine Model	To classify the device according to his susceptibility to damage or degradation by exposure to electrostatic discharge.		